Technical paper describing a hardware architecture for accelerating arbitrary-precision integer arithmetic using a 2D spacetime matrix design to overcome Von Neumann bottlenecks in modular arithmetic operations at 10 GHz clock speeds.