Jane Street created a reverse-engineering challenge involving a physical chip layout (GDS file) rather than executable code. The solver must recover the circuit's logic by analyzing polygons, nets, and gates to determine what input the ASIC accepts as correct, following a path from physical layout through gate behavior to constraints.